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Abstract—In this letter, TiN nanocrystals three-dimensionally
embedded in the Si3N4 formed by spinodal phase segrega-
tion was investigated as the discrete charge-trapping layer in
a metal–oxide–nitride–oxide–silicon structure for nonvolatile-
memory applications. TiN-nanocrystal formation was verified by
X-ray diffraction analysis while the 3-D distribution of nanocrys-
tals in the Si3N4 film was confirmed by transmission electron
microscopy with the average size of 5.1 nm and a density of 9.8 ×
1011 cm−2. The promising memory performance was evidenced
by the large memory window of 1.81 V with ±4-V program/erase
voltage, the high operation speed of 1.52-V threshold-voltage shift
by programming at +4 V for 10 ms, the negligible memory-
window degradation up to 105 operation cycles, and 11% charge
loss after ten-year operation. Most importantly, the charge-storage
structure can be formed by a cosputtering approach which is sim-
ple and fully compatible with existent ultralarge scale integration
technology.
Index Terms—Endurance, hybrid memory, retention, Si3N4,
TiN nanocrystals.
I. INTRODUCTION
M ETAL nanocrystals have been shown to have the ad-vantage over semiconductor nanocrystals and distrib-
uted trap-based charge storage in low-voltage operation for
nonvolatile-memory application [1]. Nevertheless, a wide va-
riety of metal nanocrystals, including CoSi2 [2], TiN [3], [4],
W [5], [6], Au [7], Ag [7], and Pt [7] have been proposed,
most of them are embedded in the SiO2. Embedding Si
nanocrystals in the Si3N4 film has been proposed, and it ex-
hibited the higher operation speed than a plain silicon–oxide–
nitride–oxide–silicon memory while maintaining the better
retention characteristic than a pure Si-nanocrystal memory [8].
Similar concept has been demonstrated for metal-nanocrystal
memory in which TiN nanocrystals are embedded in the Al2O3
to enhance device performance [3], [4]. Since Si3N4 is thought
to be a host material with more trapping sites than Al2O3 [9],
TiN nanocrystals three-dimensionally embedded in the Si3N4
film was studied in this letter as the charge-trapping layer for
nonvolatile-memory application. In fact, three-dimensionally
incorporating metal nanocrystals in the Si3N4 (double hetero-
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geneous stack) has presented the better memory performance
than the one with single heterogeneous stack [10]. However, the
formation of this heterogeneous floating-gate requires sequen-
tial deposition of Si3N4 and metal nanocrystals which is rela-
tively complicated and necessitates rigorous process parameter
control. In this letter, TiN nanocrystals three-dimensionally
embedded in the Si3N4 film can be implemented by a sin-
gle cosputtering process which is fully compatible with exis-
tent ultralarge scale integration (ULSI) technology. Although
there have been extensive researches on the formation of TiN
nanocrystals in the Si3N4 by reactive sputtering [11], [12], most
of their applications concentrate on decoration or superhard
nanocomposite coating, and none of them explores the possible
applications to nonvolatile memory. The intriguing point of this
letter lies in the first application of this film to memory device
while demonstrating the good electrical performance. Note that,
even though cosputtering process has been employed in the
literature [3], [4] for memory application, it is the distinctive
structure and formation mechanism that set this letter apart
from others.
II. EXPERIMENT
After standard clean for p-type Si substrates, thermal SiO2
of 3.0 nm was grown at 900 ◦C as the tunnel oxide. Then,
TiN nanocrystals embedded in the Si3N4 was formed on the
tunnel oxide by cosputtering Si and Ti target in the nitrogen
(3.5 sccm)/argon (17 sccm) mixed gas ambient at substrate
temperature of 350 ◦C in a dc magnetron sputtering system
with chamber pressure of 0.1 Pa. Subsequent to cosputtering,
rapid thermal annealing of the samples in nitrogen ambient at
various temperatures ranging from 800 ◦C to 900 ◦C for 30 s
was performed to investigate its thermal stability. Next, high-
temperature oxide of 8 nm deposited by the reaction of SiH2Cl2
and N2O followed by N2O annealing at 800 ◦C was used as
the control oxide. Finally, metal–oxide–nitride–oxide–silicon
memory devices were completed by aluminum deposition
and patterning as the electrode. Note that, after cosputtering,
nanocrystalline TiN embedded in the Si3N4 was formed by
spinodal phase segregation which is thermodynamically driven
by high activity of nitrogen and rate controlled by diffusion [11]
and could form small and regular crystalline sizes, depending
on the Si/Ti ratio [12]. To clarify the role of TiN nanocrystals
and the quality of oxide, the samples with pure Si3N4 as
the charge-trapping layer and even without charge-trapping
layer were also prepared. X-ray diffraction (XRD) was used
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Fig. 1. XRD spectra for samples with different annealing temperatures. Inset
is the cross-sectional TEM for TiN nanocrystals embedded in the Si3N4 film
for the sample annealed at 900 ◦C.
to verify the formation of TiN nanocrystals. The stoichiometry
of the nitride film was analyzed by X-ray photoelectron spec-
troscopy (XPS) while the density and size of TiN nanocrystals
were confirmed by transmission electron microscopy (TEM).
The electrical performance of the memory device (100 μm×
100 μm) was characterized by capacitance–voltage (C–V )
measurement.
III. RESULTS AND DISCUSSION
Fig. 1 shows the XRD spectra of the samples after different
annealing temperatures. The strong and sharp peaks at 36.6◦
and 42.4◦ for the as-deposited sample imply that nanocrys-
talline TiN with (111) and (200) directions were, respectively,
formed, and the structure was still kept after 900 ◦C annealing.
In addition, the width of the peak for these two directions
remained nearly unchanged, which implies that the size of
TiN nanocrystal did not change and suggests high thermal
stability. As shown in the inset of Fig. 1, the formation of
three-dimensionally distributed TiN nanocrystals was further
confirmed by TEM analysis with the average size of 5.1 nm, a
size dispersion of 1.0 nm, and the density of 9.8× 1011 cm−2,
which is appropriate for memory application. This phenomenon
is consistent with the result disclosed in the literature in which
the following reaction can proceed by spinodal phase segrega-
tion: Ti−Si−N → TiN nanocrystal + Si3N4 [11]. Note that the
stoichiometry of Si3N4 was confirmed by XPS analysis (not
shown). As the C–V hysteresis shown in Fig. 2, with a holding
time of 3 s, as the sweeping voltage increased from ±2 to ±4,
the hysteresis MW changed from 0.79 to 1.81 V, respectively.
The inset shown in Fig. 2 exhibits that extra TiN nanocrystals
would result in a larger MW as compared with that with pure
Si3N4. This result is attributed to additionally accessible charge
traps and the metal-nanocrystal nature which enhances the elec-
tric field between the nanocrystal and the sensing channel [1].
The negligible hysteresis for that without charge-trapping layer
confirms that the charges are indeed stored in the TiN nanocrys-
tals and Si3N4. Compared with those with metal nanocrys-
tals embedded in the SiO2, W-nanocrystal memory device
with supercritical CO2 fluid technique [6] reveals 0.67-V MW
as gate-voltage sweeps between +1 and −5 V, and this value
is smaller than this work with sweeping range between ±2 V.
Fig. 2. Characteristic of C–V hysteresis for the sample annealed at 900 ◦C
measured by the bidirectional voltage sweeping at 1 MHz. Inset is the hysteresis
memory window measured by ±4-V sweep for the sample with TiN nanocrys-
tals embedded in Si3N4, with pure Si3N4 and without any charge-trapping
layer.
Fig. 3. (a) P/E transient characteristics. (b) Data-endurance characteristic
for the sample with 900 ◦C annealing. Inset (a) is the comparison of P/E
characteristics for the sample with 800 ◦C and 900 ◦C annealing.
For a memory device with a double CoSi2-nanocrystal layer
[2], the MW is 0.5 V for ±5-V sweep which is also smaller
than this work. In addition, it also compares favorably to the
memory device with a double-layer W nanocrystal embedded
in HfAlO [5] in which the MW is about 1.8 V for ±5-V
sweep. The eminent improvement in MW is primarily due to
the adoption of high-trapping-site Si3N4 film along with the
3-D distribution nature of TiN nanocrystals. It has been found
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Fig. 4. Retention characteristics at room temperature and 85 ◦C for the
sample with 800 ◦C and 900 ◦C annealing.
that a higher Ti/Si ratio during cosputtering would result in
larger TiN nanocrystals with higher density, which corresponds
to a larger memory window. However, the retention character-
istics may be impaired due to very closely spaced nanocrystals,
and the detailed comparison of device with different Ti/Si ratio
will be discussed elsewhere. The program/erase (P/E) transient
characteristics for the sample with 900 ◦C annealing are shown
in Fig. 3(a) to evaluate its operation speed. A 1.52-V threshold-
voltage shift was achieved by programming at +4 V for 10 ms.
It is worth noting that memory device with TiN nanocrystals
embedded in the Al2O3 [4] necessitates large operation voltage
(MW of ∼1.3 V by programming at +11 V for 100 ms) which
may be attributed to the less trapping sites of Al2O3. The inset
shown in Fig. 3(a) demonstrates that the P/E characteristics
are nearly the same for the sample with 800 ◦C and 900 ◦C
annealing which further verifies the thermal stability of this
charge-trapping layer. Data endurance for the sample annealed
at 900 ◦C is shown in Fig. 3(b). The endurance was measured
by ±4-V P/E with a 10-ms gate pulsewidth. A negligible
degradation of the MW was observed up to 105 P/E cycles. The
nearly unchanged threshold voltage for programmed and erased
states after prolonged cycling implies that no charge is trapped
in the dielectric. Retention characteristics at room temperature
and 85 ◦C for the sample annealed at different temperatures are
shown in Fig. 4. About 20% and 11% charge loss after ten-year
operation at 85 ◦C and room temperature, respectively, for the
sample with 900 ◦C annealing is observed, and it is comparable
with that annealed at 800 ◦C. The good retention performance
is attributed to the deep charge traps provided by the TiN
nanocrystals, and the result demonstrates the high competence
to be used for low-power nonvolatile-memory applications.
IV. CONCLUSION
As the charge-trapping layer for nonvolatile memory, TiN
nanocrystals three-dimensionally embedded in the Si3N4 film
formed by spinodal phase segregation has demonstrated a large
memory window with low-voltage operation, the robust en-
durance performance up to 105 operation cycles, and the good
retention characteristic with 11% charge loss after ten-year
operation. Most importantly, the memory can be implemented
by cosputtering process which is simple and compatible with
incumbent ULSI technology.
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